Scaling analog circuits and data converters in CMOS has always been a daunting task for designers. But those hurdles get taller as developers begin migrating toward design rules of 0.25 µm and below ...